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Electronic and optoelectronic hardware implementations of highly parallel computing
architectures address several ill-defined and/or computation-intensive problems not easily
solved by conventional computing techniques. The concurrent processing architectures
developed are derived from a variety of advanced computing paradigms including neural
network models, fuzzy logic, and cellular automata. Hardware implementation
technologies range from state-of-the-art digital/analog custom-VLSI to advanced
optoelectronic devices such as computer-generated holograms and e-beam fabricated
Dammann gratings. JPL's Concurrent Processing Devices Group has developed a broad
technology base in hardware implementable parallel algorithms, low-power and high-
speed VLSI designs and building block VLSI chips, leading to application-specific high-
performance embeddable processors. Application areas include high throughput map-
data classification using feedforward neural networks, terrain based tactical movement
planner using cellular automata, resource optimization (weapon-target assignment) using
a multidimensional feedback network with lateral inhibition, and classification of rocks
using an inner-product scheme on Thematic Mapper data. In addition to addressing
specific functional needs of DoD and NASA, the JPL-developed concurrent processing
device technology is also being customized for a variety of commercial applications (in
collaboration with industrial partners), and is being transferred to U.S. industries.
This talk will focus on two application-specific processors which solve the computation
intensive tasks of resource allocation (weapon-target assignmen0 and terrain based
tactical movement planning using two extremely different topologies. Resource
allocation is implemented as an asynchronous analog competitive assignment architecture
inspired by the Hopfield network. Hardware realization leads to a two to four order of
magnitude speed-up over conventional techniques and enables multiple assignments,
(many to many), not achievable with standard statistical approaches. Tactical movement
planning (finding the best path from A to B) is accomplished with a digital two-
dimensional concurrent processor array. By exploiting the natural parallel decomposition
of the problem in silicon, a four order of magnitude speed-up over optimized software
approaches has been demonstrated.
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(a) (b)
(c) (d)
Signal propagation through array shown in white on map background (black indicates road): a) after 450
clock cycles, b) after 500 clock cycles, c) after 750 clock cycles, and d) after 1250 clock cycles.
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